In this paper, new electronically tunable grounded and floating inductance simulators employing a Zcopy current follower current controlled conveyor (CFCCC) and one grounded capacitor have been proposed and their workability has been demonstrated by PSPICE simulations in 0.18-µ m TSMC CMOS technology.
Introduction
Over the past several years, many new analog building blocks (ABBs) have been used to implement various signal processing/generation functions including the simulation of inductors, realization of universal biquadratic filters, sinusoidal oscillators, and nonsinusoidal waveform generators [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . The various building blocks that have been prominently employed in the past for simulating the inductors include the operational transresistance amplifier (OTRA) [11, 12] , differential voltage current conveyor (DVCC) [13] , current differencing buffered amplifier (CDBA) [14] , current differencing transconductance amplifier (CDTA) [15] , voltage differencing differential input buffered amplifier (VD-DIBA) [16, 17] , voltage differencing transconductance amplifier (VDTA) [18, 19] , voltage differencing current conveyor (VDCC) [20, 21] , voltage differencing buffered amplifier (VDBA) [22] , current controlled current conveyor transconductance amplifier (CCCCTA) [23] , current controlled current differencing transconductance amplifier (CCCDTA) [24, 25] , current controlled current feedback amplifier (CC-CFA) [26] , current follower transconductance amplifier (CFTA) [27] , current controlled current follower transconductance amplifier (CCCFTA), [28] and current backward transconductance amplifier (CBTA) [29] .
In the following, we present new electronically tunable grounded/floating inductance simulators realized with the ABB named the Z-copy current follower controlled current conveyor (ZC-CFCCC). To the best knowledge of the authors, ZC-CFCCC has not been put to use yet for the realization of electronically controllable simulated inductors.
Electronically tunable grounded inductor
A current follower multiple-output current conveyor (CF-MOCC) was introduced in [1] . In the present work, we have modified its structure by taking out an additional Z copy of the input current and used a current controlled * Correspondence: senani@ieee.org conveyor in its second stage to realize a ZC-CFCCC. Thus, the ZC-CFCCC is a five-port active building block characterized by the following terminal equation:
Here, R p represents the input resistances of port p while R i represents the output resistance of the voltage 
Thus, R p, and R i can be controlled by external DC bias currents I b1 and I b2 [23, 24, 28] .
Consider now the proposed new realization of the electronically tunable grounded inductor shown in Figure 2 . A straightforward analysis of this circuit, using the port relationships of the ZC-CFCCC given in Eq.
(1), gives the input impedance of the circuit as (when Y z , Y zc , and Y x , the parasitic admittances at ports z, zc, and x, are taken to be zero):
where
and If I b1 = I b2 = I b , then the simulated inductance value is given by:
It may be noted here that R p and R i need not be equal. Availability of two external currents for realization of a given value of inductance results in more flexibility in selecting these current sources. If only one current is available to control the value of the simulated inductor then the other resistor required will be a fixed-valued resistor. Therefore, the realized inductance can be varied electronically over a wider range.
On the other hand, if these parasitic elements are taken into consideration, then the impedance Z in is given by:
The quality factor is:
Electronically tunable floating inductor
From the circuit of the proposed electronically tunable grounded inductor it is observed that the configuration implements an active gyrator with its input port being node M and the output port being node N. A straightforward analysis of this gyrator circuit results in the following short circuit admittance matrix:
Therefore, using two such active gyrators and one grounded capacitor embedded between them, an electronically tunable floating inductor (FI) can be realized as shown in Figure 3 , for which the short-circuit admittance matrix is found to be: [Y ] = 1 sC
Thus, the value of the realized floating inductance can be varied by changing external bias current I b . It may be noted that this can be implemented quite easily by supplying equal DC bias currents to the two ZC-CFCCCs, unlike the constraints imposed by passive component matching as prevalent in many of the classical floating inductance simulation circuits using op-amps. If the parasitic admittances associated with ports z, zc, and x are taken into account then the nonideal short-circuit admittance parameters (for I b1 = I b2 = I b , R i = R p = R) are found to be:
The expressions for the y-parameters, as above, appear to be quite formidable and do not lend themselves to meaningful interpretations directly. We therefore measure the y-parameters of the circuits using PSPICE simulations and plot their frequency responses along with the theoretical plot of Eqs. (7)- (9) in MATLAB in the next section.
SPICE simulations, application examples, and results
The CMOS implementation of the proposed ZC-CFCCC using 0.18-µ m TSMC process technology parameters has been used to verify the workability of the circuits presented in this paper. Measured values of the characterizing parameters of the ZC-CFCCC given in Eq. (1) at DC bias voltage ±2.5 V and DC bias currents 40 µ A are given in Table 1 , whereas the aspect ratios of the various MOSFETs are shown in Table 2 . The measured value of THD of an amplifier configured with ZC-CFCCC when the input current was varied between 20 and 80 µ A was found to vary between 0.75% and 3.5% at 1 MHz (when z and i terminals are terminated with equal resistance of 10 kΩ). The proposed grounded inductor circuit was simulated with C = 1 nF for different values of bias current I b starting from 0.01 µ A to 200 µ A. The variation of inductance with bias current is shown in Figure 4 , which is similar to the variation of inductance with bias current for other electronically tunable lossless grounded inductance circuits, such as the one given in [20] . It was found that inductance value could be varied from 998 H to 135 µ H, over the above range. The typical value of inductance for a bias current of 40 µ A was found to be 350 µ H while the power consumption was 2.47 mW. The frequency response of the simulated inductor was also determined in PSPICE (for I b = 40 µ A) and is shown in Figure 5 (L = 350.04 µ H at a frequency of 35.3 KHz). Independent simulations have shown that the value of the inductance remains within a tolerance value of 10% up to a frequency of 2.99 MHz. We have also superimposed on the frequency response the theoretical plots as obtained from Eqs. (4c) and (4d). From the frequency response plots it is observed that the inductance value remains nearly constant only up to a particular frequency. This is corroborated by the behavior of simulated lossless grounded inductors realized with other active building blocks [15] [16] [17] [18] . Though the parasitic resistance associated with the simulated inductor becomes negative at higher frequencies, the application circuits have not shown any unstable behavior. The quality factor of the simulated grounded inductor (for bias current of 40 µ A) was also measured and found to be 335 at 10 kHz. Figure 6 shows the variation of quality factor with frequency. The simulated results agree quite well with the theoretical ones. The discrepancy between theoretical and simulated results mainly stems from nonideal gain and parasitic impedance effects of the ZC-CFCCC. The maximum error in bandwidth has been found to be about 2%. The THD in the output was also measured and found to lie within 0.3%-2.4% when the input amplitude was varied in the range of 10-150 mV.
The frequency response of the floating inductor was determined through PSPICE simulations to find its usable frequency range. Figure 10 shows the frequency response of the short-circuit admittance parameters. We have also superimposed the frequency response as computed from Eqs. (7)- (9) . There is a very close agreement between these three plots. Independent simulations have indicated that the floating inductor can be used up to a frequency of 2.94 MHz (at I b = 40 µ A); the simulated inductance was within 10% of the designed value of 350 µ H while the associated resistance was varying between less than 142 m Ω to -579.20 Ω up to a frequency of 2.94 MHz. We have used the proposed floating inductor to implement a fourth-order Butterworth low-pass filter as shown in Figure 11 . This finally resulted in a fourth-order active filter structure using all grounded capacitors, as preferred for IC implementation. Frequency response of the resulting fourth-order low-pass Butterworth filter is shown in Figure 12 . The value of the cut-off frequency found from the simulation was 500.50 kHz, showing a very close agreement with the theoretical value of 500 kHz. The THD in the output was also measured when the amplitude of the input voltage was varied between 10 mV and 150 mV and found to vary between 0.2% and 7%.
To study the effect of mismatches in the component values within the floating inductors on the performance of the circuit of the fourth-order low-pass Butterworth filter, Monte Carlo simulations have been carried out by allocating 1% tolerances to the component values (capacitors C = 1 nF) within both of the floating inductors and performing 100 runs. The results for the 1% tolerance are shown in Figure 13 . The value of the simulated cut-off frequency was found to be 500.50 kHz and Monte Carlo analysis shows that the median value Ref. PSPICE noise analysis has also been performed on the fourth-order low-pass Butterworth filter and variations in the output noise are shown in Figure 14 .
The PSPICE simulation results presented in this section thus establish the workability and applications of the proposed new inductance simulators using ZC-CFCCC.
Comparison with previously published circuits
A comparison of the various salient features of the proposed configurations as compared to other previously known lossless grounded and FI simulators realized with synthetic active building blocks is now in order, presented in Table 3 . It is observed from the table that the proposed circuits, with the exceptions of the circuits given in [18, 19, 28] , are the only circuits that realize an electronically tunable lossless grounded inductor employing a single active building block, no passive resistors, and a single grounded capacitor and do not require any passive component matching constraint. It may be mentioned here that because of the terminal equations of the ZC-CFCCC, CC-CDTA, and CC-CCTA being somewhat similar, the proposed inductance simulation circuits may appear to be somewhat similar to the circuits proposed in [23, 25] , where CC-CCTA and CC-CDTA were used as ABBs. On the other hand, yet another building block proposed in [1] , namely the CDCC [31] [32] [33] , can also be configured as a ZC-CFCCC if we do not use one of its input current terminals and use a current-controlled conveyor (instead of CCII) in the second stage. The grounded inductance simulators used here can directly be used in the simulation of LC ladders in contrast to the lossy inductance simulators realized with other active building blocks of recent origin [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] [44] .
Concluding remarks
In this paper, new electronically tunable, lossless grounded and floating inductance simulation circuits using the ZC-CFCCC as an active element were proposed. The proposed circuits employ only a single ZC-CFCCC for grounded inductance simulation and two ZC-CFCCCs for floating inductance simulation along with a single grounded capacitor as preferred for IC implementation. Thus, the new circuits provide a number of advantageous features simultaneously, such as use of a canonic number of active and passive elements, electronic tunability by means of external bias currents, complete absence of passive component matching, and employment of a single grounded capacitor, as preferred for IC implementation. For simulation of floating inductance, the only constraint required is the equality of the two bias currents, which can be easily met by using current copier cells. The workability of the new propositions as well as their two typical application circuits has been verified through PSPICE simulations using 0.18-µ m TSMC CMOS technology parameters. It is believed that the proposed ZC-CFCCC-based electronically tunable inductance simulators add new alternatives to the existing repertoire of synthetic ABB-based inductance simulators, as shown in Table 3 . This table also contains modified CFOAs and modified inverting second-generation current conveyor-based inductance simulators [45] [46] [47] [48] but does not include circuits based upon traditional current conveyors (see those in [49] [50] [51] [52] and the references cited therein).
